

AMENDMENTS TO THE CLAIMS

1 1. (Currently amended) A method of generating a slicing table of fault distribution
2 comprising:

3 a. dividing a memory into a number of memory pages of a predetermined size;
4 b. calculating a fault quantity for each $4k \cdot 2^n$ range according to [statistic] statistical
5 data of a memory fault distribution, n being an integer greater than or equal to zero, so that
6 ranges include 4K, 8K, 16K, 32K, 64K, and 128K;

7 c. making a number of divisions using a range of the memory pages as a partition
8 unit; and

9 d. posting a number of fault memory pages and arranging a number of associate
10 memories to preserve [a] an address [bits] of the fault memory pages and state of the
11 comparators.

2. (Canceled)

1 3. (Original) The method of Claim 1, wherein in step c, when n is 1, the partition unit
2 constitutes 8k memory pages, two of the fault memory pages are set to be tolerant, and
3 two of the associate memories and comparators are arranged in step d.

1 4. (Currently amended) The method of Claim 1, wherein in [the] step c, when n is 2,
2 the partition unit constitutes 16k memory pages, two of the fault memory pages are set to
3 be tolerant, and two of the associate memories and comparators are arranged in step d.

1 5. (Currently amended) The method of Claim 1, wherein in [the] step c, when n is 3,
2 the partition unit constitutes 32k memory pages, two of the fault memory pages are set to
3 be tolerant, and two of the associate memories and comparators are arranged in step d.

1 6. (Original) The method of Claim 1, wherein in step c, when n is 5, the partition unit
2 constitutes 128k memory pages, four of the fault memory pages are set to be tolerant, and
3 four of the associate memories and comparators are arranged in step d.

1 7. (Original) The method of Claim 1, wherein the slicing table of fault distribution is
2 built in a memory chip.

1 8. (Currently amended) A structure of repairing a SDRAM by generating a slicing
2 table of fault distribution comprising:

3 a plurality of address limiters [being provided] to restrict [a] an address [bits] of a
4 block when faults exceed a partition limit according to the slicing table of fault distribution
5 and to repair the faults by using a fault limit of another partition with a lower fault rate;

6 a plurality of associate memories [being provided] to preserve the address [bits] of
7 a fault memory page, and a number [corresponds] corresponding to a tolerant fault of a
8 partition area;

9 a plurality of comparator arrays [being provided] to compare an input address [bits]
10 with an output address [bits] of an address limit to determine different ranges of memory
11 address [bits], decide whether any default exists, and generate a fault signal transferred
12 to an encoder;

13 [a] an encoder [being provided] to set up a repair address [bits associate] associated
14 with a repair memory after receiving said fault signal; and
15 a repair memory [being provided] to point a memory page address [bits] generated
16 by said encoder to a new remapping address [bits] so as to preserve the data.

1 9. (Currently amended) The structure of Claim 8, further comprising a multiplexer
2 being provided to be controlled by [the] a fault enable signal generated by said comparator
3 arrays, so that the system [read] reads data from the original address [bits] or the
4 remapping address [bits].

1 10. (Currently amended) The structure of Claim 8, wherein the repair address [bits]
2 comprises [a] an address column [of the address bits and a validation column].

1 11. (Currently amended) A method of repairing a SDRAM by generating a slicing
2 table of fault distribution comprising:

3 a. booting a system;

4 b. executing a memory test to find an address and distribution of a fault in the
5 memory chip;

6 c. if the fault distribution is in the planned range [in advance], establishing the slicing
7 table of fault distribution;

8 d. if the fault distribution is concentrated in a predetermined range, establishing the
9 slicing table of fault distribution and posting address limits;

10 e. inputting [a] an address [bits] into the address limits;

- 11 f. using comparator arrays to check whether an input address [bits] is in different
12 address [bits] ranges according to the slicing table of fault distribution;
- 13 g. if there are no faults, mapping the input address [bits] to the SDRAM and reading
14 data at the mapping address [bits];
- 15 h. if there are faults, a fault enable signal is generated, so that data at the original
16 input address [bits] are not read and a fault signal is transferred to an encoder;
- 17 i. using said encoder to set up a repair address [bits] for the fault;
- 18 j. pointing a repair memory to a new remapping address [bits] according to the repair
19 address [bits];
- 20 k. replacing the original input address [bits] with [the] a remapping address [bits]; and
21 l. reading data at the remapping address [bits] in the SDRAM.